## POWER MOSFET DEVICE WITH REDUCED SNAP-BACK AND BEING CAPABLE OF INCREASING AVALANCHE-BREAKDOWN CURRENT ENDURANCE, AND METHOD OF MANUFACTURING THE SAME

## Abstract of the Invention

The invention disclosed a power MOSFET with reduced snap-back and being capable increasing avalanchebreakdown current endurance, which has sequentially a drain with N<sup>+</sup> silicon substrate, an N<sup>-</sup> epitaxial layer formed on said N<sup>+</sup> silicon substrate, a source contact region formed of N<sup>+</sup> doped well and P<sup>+</sup> doped well implanted after etching in a P well formed on said N epitaxial layer, and a gate electrode with deposition of polysilicon above a channel between said N epitaxial layer and N<sup>+</sup> source contact region, said device is characterized in that: Said source contact region is formed by etching into said P well first and implanting P t dopant to the interface between said N epitaxial layer and P well, and the source contact region of said N well and that of said P+ well are not at the same level, by which it is possible to increase the avalanche-breakdown current endurance of the power MOSFET device.